Mentor Questa VIP

Mentor Questa® VIP integrates seamlessly into advanced verification environments including testbenches built using UVM, Verilog, and VHDL. Mentor supports the leading industry-standard bus families, like PCIe, USB, and Ethernet, as well as thousands of DRAM and FLASH memory models. Questa VIP is the industry’s only VIP with a native SystemVerilog UVM architecture across all protocols, ensuring maximum productivity and flexibility.

Questa VIP for PCIe

PCIe QVIP is a comprehensive solution for exhaustive verification of PCIe-based IP and SoC products, providing the flexibility to create and cover all possible verification scenarios. PCIe QVIP includes ready-to-use verification components and exhaustive stimuli to increase productivity and accelerate verification signoff.
**PCIe Questa VIP Feature Support**

**Link Speed**
32, 16, 8, 5, and 2.5 Gts

**Verification Support**
Endpoint (native and legacy)
Root complex
Switches and bridges
Retimer
PHY

**Advanced Protocol Features**
Precoding
Alternate protocol support
10-bit tag support
Lane margining
Framing errors
All PM states, including L1-PM
Interrupts (PIN, MSI, and MSI-X)
SRIS and SRNS
DPC, ACS, LTR, OBFF, etc.

**Link Training**
Crosslink, lane reversal, skew/deskew, CDR, and polarity inversion

**Interface Support**
PIPE
Serial

**Multi-Function Support**
ARI
SRIOV

**Equalization**
Autonomous and software controlled
Equalization bypass mode

**Complete Configuration Space with 5.0 Extended Capabilities**
PCIe QVIP Verification Capabilities

Protocol Assertions
Built-in assertions ensure protocol adherence
- DUT configurations
- LTSSM transitions
- TL/DL/PL packets

Coverage
Ready-to-use cover groups
- TL/DL/PL packets
- LTSSM transitions
- TS-OS fields

Callbacks
Complete control of packet fields on TX and RX paths of QVIP
- Tap TL/DL/PL packets on different layers
- Drop or modify received packets
- Insert error or delay

Stimulus
Out-of-the-box stimulus
- Sequence as per PCI-SIG compliance document
- Complete fabric enumeration
- Extensive layer-wise stimulus
- Error injection

Analysis Components
Scoreboards (PCIe memory)
- Read/write operations

Performance and latency monitors
- Various performance stats; such as throughput and bus utilization
- Packet statistics

Loggers
Analysis ports for all packets

Questa Verification IP GUI
Questa Verification IP Library

Questa VIP Testbench Architecture

©2019 Mentor Graphics Corporation, all rights reserved. This document contains information that is proprietary to Mentor Graphics Corporation and may be duplicated in whole or in part by the original recipient for internal business purposes only, provided that this entire notice appears in all copies. In accepting this document, the recipient agrees to make every reasonable effort to prevent unauthorized use of this information. All trademarks mentioned in this document are the trademarks of their respective owners.